MCQ Practice Question
A tri-state digital output can assume logic 0, logic 1, and which additional state?
Correct Answer: B. High impedance
Explanation: When disabled, a tri-state output enters a high-impedance (Hi-Z) state so that it effectively disconnects from a shared bus.
Reference: Standard digital electronics: tri-state logic