During external memory access in the 8051, Port 0 is multiplexed to carry?

  • ALow-order address and data
  • BOnly high-order address
  • COnly interrupt signals
  • DOnly serial data
Report an error
Correct Answer: A. Low-order address and data
Explanation: Port 0 serves as multiplexed AD0-AD7 for the low address byte and data bus during external-memory cycles.
Reference: Standard microprocessors and microcontrollers: 8051 interfacing