ETC EngineeringMCQs
Home › Digital Electronics › For an edge-triggered D flip-flop, the input D must remain stable for specified intervals immediately before and after the active clock edge. These intervals are called?
MCQ Practice Question
Digital ElectronicsTiming & Clock

For an edge-triggered D flip-flop, the input D must remain stable for specified intervals immediately before and after the active clock edge. These intervals are called?

  • ARise time and fall time
  • BSetup time and hold time
  • CPropagation time and recovery time
  • DAccess time and cycle time
Report an error
Correct Answer: B. Setup time and hold time
Explanation: Setup time is the minimum interval D must be stable before the active clock edge, while hold time is the minimum interval it must remain stable afterward.
Reference: Standard digital electronics: flip-flop timing
Continue practicing: Digital Electronics MCQs or browse all MCQs.