If the setup or hold requirement of a flip-flop is violated, the flip-flop may temporarily enter which condition?

Explanation: A timing violation can leave a bistable element temporarily between valid logic states. This metastable condition eventually resolves, but its resolution time is not precisely predictable.