ETC EngineeringMCQs
Home › Digital Electronics › A 4-bit ripple counter uses flip-flops having 20 ns propagation delay each. Approximately what worst-case ripple settling delay can occur through all four stages?
MCQ Practice Question
Digital ElectronicsTiming & Clock

A 4-bit ripple counter uses flip-flops having 20 ns propagation delay each. Approximately what worst-case ripple settling delay can occur through all four stages?

  • A20 ns
  • B40 ns
  • C80 ns
  • D160 ns
Report an error
Correct Answer: C. 80 ns
Explanation: For a simple ripple counter, worst-case delay approximately accumulates across stages: 4 × 20 ns = 80 ns.
Reference: Standard digital electronics: ripple counter propagation delay
Continue practicing: Digital Electronics MCQs or browse all MCQs.