A hold-time check in a synchronous register path is primarily concerned with which path characteristic?

  • AMinimum or contamination delay
  • BMaximum combinational delay only
  • CAverage propagation delay only
  • DPower-supply frequency
Report an error
Correct Answer: A. Minimum or contamination delay
Explanation: Hold analysis checks that new data cannot reach the destination flip-flop too soon after the active clock edge, so minimum path delay is critical.
Reference: Standard digital electronics: hold-time analysis
Continue practicing: Digital Electronics MCQs or browse all MCQs.