ETC EngineeringMCQs
Home › Digital Electronics › For a negative-edge-triggered flip-flop, the input is sampled primarily at which clock transition?
MCQ Practice Question
Digital ElectronicsFlip-Flops

For a negative-edge-triggered flip-flop, the input is sampled primarily at which clock transition?

  • ALOW-to-HIGH
  • BHIGH-to-LOW
  • COnly while clock remains HIGH
  • DOnly while clock remains LOW
Report an error
Correct Answer: B. HIGH-to-LOW
Explanation: A negative-edge-triggered device responds to the falling clock transition, from logic HIGH to logic LOW.
Reference: Standard digital electronics: edge-triggered flip-flops
Continue practicing: Digital Electronics MCQs or browse all MCQs.