ETC EngineeringMCQs
Home › Digital Electronics › The race-around condition in a level-triggered JK flip-flop can occur when?
MCQ Practice Question
Digital ElectronicsFlip-Flops

The race-around condition in a level-triggered JK flip-flop can occur when?

  • AJ = K = 0
  • BJ = 0, K = 1
  • CJ = K = 1 and the clock pulse is sufficiently wide
  • DJ = 1, K = 0 only
Report an error
Correct Answer: C. J = K = 1 and the clock pulse is sufficiently wide
Explanation: When J = K = 1, repeated toggling can occur during a sufficiently long active clock level if the propagation delay permits multiple changes.
Reference: Standard digital electronics: race-around condition
Continue practicing: Digital Electronics MCQs or browse all MCQs.